Publication:
PTM-based hybrid error-detection architecture for ARM microprocessors

Thumbnail Image
Identifiers
URI: https://hdl.handle.net/10016/32694
ISSN: 0026-2714
DOI: https://doi.org/10.1016/j.microrel.2018.07.074
UXXI: AR/0000022768
Files
PTM-based_MR_2018_ps.pdf (871.46 KB)
Publication date
2018-09
Defense date
Authors
Advisors
Tutors
Journal Title
Journal ISSN
Volume Title
Publisher
Elsevier
Impact
Google Scholar
Export
Research Projects
Organizational Units
Journal Issue
Abstract
This work presents a hybrid error detection architecture that uses ARM PTM trace interface to observe ARM microprocessor behaviour. The proposed approach is suitable for COTS microprocessors because it does not modify the microprocessor architecture and is able to detect errors thanks to the reuse of its trace subsystem. Validation has been performed by proton irradiation and fault injection campaigns on a Zynq AP SoC including a Cortex-A9 ARM microprocessor and an implementation of the proposed hardware monitor in programmable logic. Experimental results demonstrate that a high error detection rate can be achieved on a commercial microprocessor.
Description
Keywords
Bibliographic citation
Peña-Fernandez, M., Lindoso, A., Entrena, L., Garcia-Valderas, M., Philippe, S., Morilla, Y. & Martin-Holgado, P. (2018). PTM-based hybrid error-detection architecture for ARM microprocessors. Microelectronics Reliability, vol. 88-90, pp. 925–930.
Collections
DTE - DMA - Artículos de Revistas