Publication: Dual-Core Lockstep enhanced with redundant multithread support and control-flow error detection
dc.affiliation.dpto | UC3M. Departamento de Tecnología Electrónica | es |
dc.affiliation.grupoinv | UC3M. Grupo de Investigación: Diseño Microelectrónico y Aplicaciones (DMA) | es |
dc.contributor.author | Peña Fernandez, Manuel | |
dc.contributor.author | Serrano-Cases, A. | |
dc.contributor.author | Lindoso Muñoz, Almudena | |
dc.contributor.author | García Valderas, Mario | |
dc.contributor.author | Entrena Arrontes, Luis Alfonso | |
dc.contributor.author | Martinez-Alvarez, A. | |
dc.contributor.author | Cuenca-Asensi, S. | |
dc.contributor.funder | Ministerio de Economía y Competitividad (España) | es |
dc.contributor.funder | Comunidad de Madrid | es |
dc.date.accessioned | 2021-05-20T09:18:50Z | |
dc.date.available | 2021-09-01T23:00:04Z | |
dc.date.issued | 2019-09 | |
dc.description.abstract | This work presents a new Dual-Core LockStep approach to enhance fault tolerance in microprocessors. The proposed technique is based on the combination of software-based data checking and trace-based control-flow checking through an external hardware module. The hardware module is connected to the trace interface and is able to observe the execution of all the processors in the architecture. The proposed approach has been implemented for a dual core commercial processor. Experimental results demonstrate that the proposed technique has a high error detection capability with up to 99.63% error coverage. | en |
dc.format.extent | 5 | |
dc.identifier.bibliographicCitation | Peña-Fernández, M., Serrano-Cases, A., Lindoso, A., García-Valderas, M., Entrena, L., Martínez-Álvarez, A. & Cuenca-Asensi, S. (2019). Dual-Core Lockstep enhanced with redundant multithread support and control-flow error detection. Microelectronics Reliability, vol. 100-101, 113447. | en |
dc.identifier.doi | https://doi.org/10.1016/j.microrel.2019.113447 | |
dc.identifier.issn | 0026-2714 | |
dc.identifier.publicationfirstpage | 113447 | |
dc.identifier.publicationtitle | Microelectronics Reliability | en |
dc.identifier.publicationvolume | 100-101 | |
dc.identifier.uri | https://hdl.handle.net/10016/32696 | |
dc.identifier.uxxi | AR/0000024612 | |
dc.language.iso | eng | |
dc.publisher | Elsevier | en |
dc.relation.projectID | Gobierno de España. ESP2015-68245-C4-1-P | es |
dc.relation.projectID | Comunidad de Madrid. IND2017/TIC-7776 | es |
dc.relation.projectID | Gobierno de España. ESP2015-68245-C4-3-P | es |
dc.rights | © 2019 Elsevier Ltd. | en |
dc.rights | Atribución-NoComercial-SinDerivadas 3.0 España | es |
dc.rights.accessRights | open access | |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ | * |
dc.subject.eciencia | Electrónica | es |
dc.title | Dual-Core Lockstep enhanced with redundant multithread support and control-flow error detection | en |
dc.type | research article | * |
dc.type.hasVersion | AM | * |
dspace.entity.type | Publication |
Files
Original bundle
1 - 1 of 1