Publication:
Online error detection through trace infrastructure in ARM microprocessors

Thumbnail Image
Identifiers
URI: https://hdl.handle.net/10016/32697
ISSN: 0018-9499
DOI: https://doi.org/10.1109/TNS.2019.2921767
UXXI: AR/0000024978
Files
Online_TNS_2019_ps.pdf (784.05 KB)
Publication date
2019-07
Defense date
Authors
Advisors
Tutors
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Impact
Google Scholar
Export
Research Projects
Organizational Units
Journal Issue
Abstract
This paper presents a solution for error detection in ARM microprocessors based on the use of the trace infrastructure. This approach uses the Program and Instrumentation Trace Macrocells that are part of ARM's CoreSight architecture to detect control-flow and data-flow errors, respectively. The proposed approach has been tested with low-energy protons. Experimental results demonstrate high accuracy with up to 95% of observed errors detected in a commercial microprocessor with no hardware modification. In addition, it is shown how the proposed approach can be useful for further analysis and diagnosis of the cause of errors.
Description
Keywords
ARM, Error detection, Fault tolerance, Microprocessor trace
Bibliographic citation
Pena-Fernandez, M., Lindoso, A., Entrena, L., Garcia-Valderas, M., Morilla, Y. & Martin-Holgado, P. (2019). Online Error Detection Through Trace Infrastructure in ARM Microprocessors. IEEE Transactions on Nuclear Science, 66(7), pp. 1457–1464.
Collections
DTE - DMA - Artículos de Revistas