Publication: Comprehensive Design Procedure for Racetrack Microinductors
dc.affiliation.dpto | UC3M. Departamento de Tecnología Electrónica | es |
dc.affiliation.grupoinv | UC3M. Grupo de Investigación: Sistemas Electrónicos de Potencia (GSEP) | es |
dc.contributor.author | Lopez Lopez, Jaime | |
dc.contributor.author | Zumel Vaquero, Pablo | |
dc.contributor.author | O'Driscoll, Seamus | |
dc.contributor.author | Pavlovic, Zoran | |
dc.contributor.author | Murphy, Ruaidhri | |
dc.contributor.author | O`Mathuna, Cian | |
dc.contributor.author | Fernández Herrero, Cristina | |
dc.contributor.funder | Comunidad de Madrid | es |
dc.contributor.funder | Ministerio de Educación, Cultura y Deporte (España) | es |
dc.contributor.funder | Universidad Carlos III de Madrid | es |
dc.date.accessioned | 2022-09-30T10:03:20Z | |
dc.date.available | 2022-09-30T10:03:20Z | |
dc.date.issued | 2021-12 | |
dc.description.abstract | Present needs in efficiency and integration drive research toward the miniaturization of power converters. Among the latest components to achieve the desired degree of integration are cored micro-inductors that are still one of the hardest devices to optimize, due to the high number of freedom degrees in their fabrication. In this article, a comprehensive design procedure for these micro-inductors is presented. The proposed method makes it possible to design the optimal device in a single iteration. It also allows the designer to easily ascertain the limits of the inductor in terms of handled current and losses and provides valuable physical insights into the output of the process. | en |
dc.description.sponsorship | This work was supported in part by the Spanish Ministry of Economy and Competitiveness and FEDER funds through the Research Project under Grant EPIIoT DPI2017-88062-R, in part by CarrICool EU under Grant FP7-ICT-619488, and in part by the Madrid Government (Comunidad de Madrid-Spain) under the Multiannual Agreement with UC3M in the line of Excellence of University Professors under Grant EPUC3M26 and in the context of the V PRICIT (Regional Programme of Research and Technological Innovation). Recommended for publication by Associate Editor Keiji Wada. | en |
dc.format.extent | 11 | |
dc.identifier.bibliographicCitation | Lopez, J. L., Zumel, P., O’Driscoll, S., Pavlovic, Z., Murphy, R., O’Mathuna, C., & Fernandez, C. (2021). Comprehensive Design Procedure for Racetrack Microinductors. In IEEE Journal of Emerging and Selected Topics in Power Electronics, 9(6), 6912–6923 | en |
dc.identifier.doi | https://doi.org/10.1109/JESTPE.2021.3094631 | |
dc.identifier.issn | 2168-6777 | |
dc.identifier.publicationfirstpage | 6912 | |
dc.identifier.publicationissue | 6 | |
dc.identifier.publicationlastpage | 6923 | |
dc.identifier.publicationtitle | IEEE Journal of Emerging and Selected Topics in Power Electronics | en |
dc.identifier.publicationvolume | 9 | |
dc.identifier.uri | https://hdl.handle.net/10016/35823 | |
dc.identifier.uxxi | AR/0000029327 | |
dc.language.iso | eng | en |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | en |
dc.relation.projectID | Gobierno de España. DPI2017-88062-R | es |
dc.relation.projectID | Comunidad de Madrid. EPUC3M26 | es |
dc.relation.publisherversion | https://ieeexplore.ieee.org/document/9474333 | en |
dc.rights | © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission | en |
dc.rights.accessRights | open access | en |
dc.subject.eciencia | Electrónica | es |
dc.subject.other | Inductor-on-silicon | en |
dc.subject.other | Integrated power | en |
dc.subject.other | Magnetics-on-silicon | en |
dc.subject.other | Micro-inductor | en |
dc.subject.other | Planar back-end-ofline (beol) | en |
dc.subject.other | Power-supply-on-chip (pwrsoc) | en |
dc.subject.other | Race-track | en |
dc.subject.other | Thin-film | en |
dc.title | Comprehensive Design Procedure for Racetrack Microinductors | en |
dc.type | research article | * |
dc.type.hasVersion | AM | * |
dspace.entity.type | Publication |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- Comprehensive_IEEEJESTPE_2021.ps.pdf
- Size:
- 14.17 MB
- Format:
- Adobe Portable Document Format