Publication:
A survey of techniques for reducing interference in real-time applications on multicore platforms

Thumbnail Image
Identifiers
URI: https://hdl.handle.net/10016/37330
ISSN: 2169-3536
DOI: https://doi.org/10.1109/ACCESS.2022.3151891
UXXI: AR/0000032800
Files
Survey_IEEEA_2022.pdf (2.55 MB)
Publication date
2022-02-15
Defense date
Authors
Advisors
Tutors
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Impact
Google Scholar
Export
Research Projects
Organizational Units
Journal Issue
Abstract
This survey reviews the scientific literature on techniques for reducing interference in real-time multicore systems, focusing on the approaches proposed between 2015 and 2020. It also presents proposals that use interference reduction techniques without considering the predictability issue. The survey highlights interference sources and categorizes proposals from the perspective of the shared resource. It covers techniques for reducing contentions in main memory, cache memory, a memory bus, and the integration of interference effects into schedulability analysis. Every section contains an overview of each proposal and an assessment of its advantages and disadvantages.
Description
Keywords
Real-time systems, Architecture, Multicore, Timing analysis, Schedulability analysis, WCET, Co-runner interference
Bibliographic citation
Lugo, T., Lozano, S., Fernández, J., & Carretero, J. (2022). A Survey of Techniques for Reducing Interference in Real-Time Applications on Multicore Platforms. IEEE Access, 10, 21853-21882.
Collections
DI - ATC - Artículos de revistas