Aranda, Luis AlbertoReviriego Vasallo, PedroMaestro, Juan Antonio2023-11-272023-11-272018-11-01Aranda, L., Reviriego, P., & Maestro, J. (2018). Protecting Image Processing Pipelines against Configuration Memory Errors in SRAM-Based FPGAs. Electronics 7(11), p. 322.https://hdl.handle.net/10016/38965Image processing systems are widely used in space applications, so different radiation-induced malfunctions may occur in the system depending on the device that is implementing the algorithm. SRAM-based FPGAs are commonly used to speed up the image processing algorithm, but then the system could be vulnerable to configuration memory errors caused by single event upsets (SEUs). In those systems, the captured image is streamed pixel by pixel from the camera to the FPGA. Certain local operations such as median or rank filters need to process the image locally instead of pixel by pixel, so some particular pixel caching structures such as line-buffer-based pipelines can be used to accelerate the filtering process. However, an SRAM-based FPGA implementation of these pipelines may have malfunctions due to the mentioned configuration memory errors, so an error mitigation technique is required. In this paper, a novel method to protect line-buffer-based pipelines against SRAM-based FPGA configuration memory errors is presented. Experimental results show that, using our protection technique, considerable savings in terms of FPGA resources can be achieved while maintaining the SEU protection coverage provided by other classic pipeline protection schemes.10application/pdfeng© 2018 by the authors.Atribución 3.0 EspañaImage processingLine bufferSram-based FpgaSingle event upset (Seu)Configuration memorySoft errorresearch articleTelecomunicaciones10.3390/electronics7110322open access11Electronics7AR/0000022842