A Hybrid Fault-Tolerant LEON3 Soft Core Processor Implemented in Low-End SRAM FPGA

e-Archivo Repository

Show simple item record

dc.contributor.author Lindoso Muñoz, Almudena
dc.contributor.author Entrena Arrontes, Luis Alfonso
dc.contributor.author García Valderas, Mario
dc.contributor.author Parra Avellaneda, Luis Isaías
dc.date.accessioned 2021-05-20T08:19:38Z
dc.date.available 2021-05-20T08:19:38Z
dc.date.issued 2017-01
dc.identifier.bibliographicCitation Lindoso, A., Entrena, L., Garcia-Valderas, M. & Parra, L. (2017). A Hybrid Fault-Tolerant LEON3 Soft Core Processor Implemented in Low-End SRAM FPGA. IEEE Transactions on Nuclear Science, 64(1), pp. 374–381.
dc.identifier.issn 0018-9499
dc.identifier.uri http://hdl.handle.net/10016/32690
dc.description.abstract In this work we implemented a hybrid fault-tolerant LEON3 soft-core processor in a low-end FPGA (Artix-7) and evaluated its error detection capabilities through neutron irradiation and fault injection in an incremental manner. The error mitigation approach combines the use of SEC/DED codes for memories, a hardware monitor to detect control-flow errors, software-based techniques to detect data errors and configuration memory scrubbing with repair to avoid error accumulation. The proposed solution can significantly improve fault tolerance and can be fully embedded in a low-end FPGA, with reduced overhead and low intrusiveness.
dc.format.extent 8
dc.language.iso eng
dc.publisher IEEE
dc.rights © 2017, IEEE
dc.subject.other Fault tolerance
dc.subject.other Hybrid fault-tolerance techniques
dc.subject.other Microprocessors
dc.subject.other Neutron cross-section
dc.subject.other SEEs
dc.subject.other Soft errors
dc.title A Hybrid Fault-Tolerant LEON3 Soft Core Processor Implemented in Low-End SRAM FPGA
dc.type article
dc.subject.eciencia Electrónica
dc.identifier.doi https://doi.org/10.1109/TNS.2016.2636574
dc.rights.accessRights openAccess
dc.relation.projectID Gobierno de España. ESP2015-68245-C4-1-P
dc.type.version acceptedVersion
dc.identifier.publicationfirstpage 374
dc.identifier.publicationissue 1
dc.identifier.publicationlastpage 381
dc.identifier.publicationtitle IEEE Transactions on Nuclear Science
dc.identifier.publicationvolume 64
dc.identifier.uxxi AR/0000019464
dc.contributor.funder Ministerio de Economía y Competitividad (España)
 Find Full text

Files in this item

*Click on file's image for preview. (Embargoed files's preview is not supported)


This item appears in the following Collection(s)

Show simple item record