Addressing Schemes Generation for Multiplexed AFLC Displays with Color, Gray Scale and Video Rate Capability J.I. Santos, I. Pérez, R. Vergaz, V. Urruchi, C. Vázquez, A.B. Gonzalo, J.M.S. Pena*

Grupo de Displays y Aplicaciones Fotónicas, Dpto, de Tecnología Electrónica, E.P.S., Universidad Carlos III, C/Butarque 15, E28911 Leganés, Madrid, Spain *Phone: +34-916249189, fax: +34-916249430,

e-mail: jmpena@ing.uc3m.es
Topics: Electrooptic Displays.
Key words: Liquid crystal; addressing schemes; AFLC display, color, gray scale

1.- Introduction

In the last years, fiat liquid crystal displays (LCD) have experienced a great spreading, both in its applications as in its manufacturing technology. Ferroelectric Liquid Crystals (FLCs) is the technology on which the research has been mainly focused [1].

Ferroelectric materials are oriented by electric fields. When the SmC* material is confined into extremely thin sandwiches, lower than 2(im, only two states are energetically stable. This is the so-called surface stabilization (SSFLC) [2] of this structure. Applying a DC signal, opposite to polarization, the molecule switches from one state to the other, and without signal the molecules stay in their initial positions. On the other hand, typicai antiferroelectric liquid (AFLCs) present double hysteresis (tristability) and analogue gray-scale. Both FLCs and AFLCs show voltage threshold for the optical switching but associated with different physical mechanisms. More recently, thresholdless, hysteresis-free V-shaped switching was observed in AFLC mixtures.

AFLCs have focused a great attention from industrial and scientific community. They show interesting electrooptical properties such as fast response, intrinsic analogue gray scale, wide viewing angle, among others, which are appropriate for high-end video display applications [3].

On the other hand, the performance of the AFLC displays is determined by their electrical and optical behavior [4].

2.- Driver Design and Implementation

Several possible approaches have been initially considered, but the following scheme has been yet built in order to address of a 4 x 4 test AFLC display. To demonstrate its video-rate

capability, four sequential colors (RGBG) have been used as backlight. This would permit to check the electrooptical performance of the AFLC display working to video rate. The figure 1 shows a block diagram of the proposed prototype for the signal of row selection. As it can be seen, the system is based on a microcontroller system (Cygnal C8051F310) which manages the following aspects:

- o selection (by means of 2 bits) of the one among the possible four levéis through the analogue multiplexor.
- o Temporization of each time slot of the row signal.
- o Synchronization of the data load with the selection pulse of the each row.
- o Selection of the positive/negative frametime (by means of 1 bit), for obtaining DC compensation.
- o Data acquisition of the gray levéis from an external memory for each pixel.




Figure 1. Schematic for the generation of the row selection signal.

To genérate the different voltage levéis for the pulse selection, holding (bias), well and reset slots [5], a schematic diagram with the circuits used is showed in figure 2. Variable resistors and buffers are employed to choose the appropriate voltage level for each of the four mentioned slots. The operational amplifier (OPA445) amplifies the signal coming from analogue switches to provide máximum valúes up to ± 35 V.




Figure 2. Schematic for the generation of input signáis of the analogue switch.

In order the demónstrate the video-rate cápability of the test display checked, we have used three LEDs (RGB) with the following color sequence in each frametime: RGBG, RGBG, ...as shown in figure 3. With this sequence, the image flicker is avoided due to the pixel is always addressed in the same voltage of the hysteresis cycle. The frame time for each color is 8,3 ms (video-rate).

The (iC has 3 timers which will be used to genérate the control signáis to shape the waveform to address the rows. A diagram showing this can be seen in figure 4.




Figure 3.- Row signáis generated by the prototype for RGBG sequence (1 frametime for video-rate = 4 x 8,3 ms = 33,2 ms)




Figure 4.- Control signáis comingfrom three timers ofjuC (P1_0, Pl_l and Pl_2) to genérate the signal row.

The timers work to make the temporization of each time slot that shapes the row signal as follows: the bits 0 and 1 of port 1 select the appropriate voltage level in the analogue switch, while the bit 2 selects the right semicycle (positive or negative).

The design described for the driver would be able to perform the following features:

o Select any voltage level by programming the uC (within a range previously defined, ±40V) for the selection pulse, holding voltage and reset well, as well as for the data pulses (±10V).

- o Choose any temporal window by programming the uC (with a minimum resolution of 1 us) for t^{ne} selection pulse, holding voltage and reset well.
- o Up to 64 gray levéis can be stabilized
- Ease to program any parameter of the addressing waveform for rows and columns as well.

Figures 5-8 acquired from a digital oscilloscope are shown to demónstrate the right functioning of the driver implemented.




Figure 5.- The yellow and blue Unes represent the control signáis associated to the bits pl_0 andpl_l, respectively. The period is 8,3 ms for each one of them.




Figure 6.- The yellow and blue Unes represent the control signáis associated to the bits pl_0 andpl_1, respectively. The period is 8,3 msfor each one ofthem (time scale expanded).




Figure 7. The yellow and blue Unes represent the control signáis associated to the bits pl_2 and pl_l, respectively. The yellow signal changes when the semicycle ofthe row signal is inverted.




Figure 8. The yellow and blue Unes represent the control signáis associated to the bits pl_2 and pl_l, respectively (time scale expanded).

Additionally, we need 2 bits (LED1, LEDO) of the uC port to select the appropriate lighting LED, always following the sequence: RGBG, RGBG, ... LEDs are switched ON once the data in all columns have been loaded and stabilized. The table I presents the combination of the bits (LED1, LEDO) that permits the selection of the right LED. The main reason to repeat the LED green during a frametime is to sure that the data have always the same voltage level avoiding the flicker in the display. As an example of this, the figure 9 shows the synchronism signal for the LEDs blue and red.




Figure 9. Synchronism signáis for LEDs red and blue during a frametime.


Lighting LED	LED1	LEDO	Time
Red	0	1	5.8 ms
None	0	0	2.5 ms
Green	1	0	5.8 ms
None	0	0	2.5 ms
Blue	1	1	5.8 ms
None	0	0	2.5 ms
Green	1	0	5.8 ms
none	0	0	2.5 ms

Table I. Two bits of\iC (LEDI, LEDO) select the LED that we want to switch ON. Time is taken from the moment that data are stabilized.

Concerning to the column driver, data are monopolar pulses varying their amplitude between OV and 12V. The intermediate values corresponding to the different gray levéis previously defined. The microcontroller will take the gray levéis of each pixel from an external memory connected to it. The appropriate voltage level will address the LCD pixels throught digital-analogue converters and sample&hold circuits.

4.- Preliminary Experimental Results and Discussion

We have applied the signáis generated from the prototyped driver to two AFLC displays supplied from CLIQ-UPM Group. Figures 10-11 show preliminary results obtained for the gray levéis in two AFLC materials tested: CS-4001 (commercial) and W-162 (experimental).



200 µm

(b)
Figure 10. Switching of 4 pixels giving different gray levéis when they are addressed by the signáis generated by the driver developed: (a) LC material CS-4001; (b) LC material W-162.

As it can be seen, the best results concerning to the uniformity of gray scale are obtained for the LC commercial material (CS-4001) compared with the experimental one (W-162). The raison may be attributed to the alignment capability of both materials in the manufacturing process of the AFLC cell: a good alignment is observed for LC CS-4001 while irregular domains appear for LC W-162.

5.- Conclusions

A new row and column driver to address multiplexed AFLC displays with color and video rate capability has been designed. The architecture chosen to allow addressing any number of pixels by reproducing the hardware circuits for a row and column so times as necessary. Preliminary waveforms have been acquired with a digital oscilloscope showing the right functioning of the implemented prototype.

6.- Acknowledgements

This work was partially supported by the Spanish Ministry of Science and Technology, grant no. TIC2000-1594-C02-02. The authors wish to thank CLIQ Group (UPM) for supplying us the AFLC devices to test the driver.

7.- References

- [1] Otón, J.M., Pena, J.M.S., Quintana, X., Gayo, J.L., and Urruchi, V., "Asymmetric switching of antiferroelectric liquid-crystal cells" Appl. Phys. Let. 78 (16), 2422-2424 (2001).
- [2] Clark, N.A., and Langerwall, S.T., "Submicrosecond Bistable Electro-optic Switching in Liquid Crystals" Appl. Phys. Lett. 36, 899-901 (1980).
- [3] J.M. Otón, R. Dabrowski, X. Quintana, V.Urruchi and J.L. Gayo "Antiferroelectric and V-shape liquid crystal on silicon microdisplays" Opto-Electronics Review 10(1), 17-21 (2002).
- [4] V. Urruchi, I. Pérez, C. Vázquez, J.M. S. Pena "Evaluation of Electro-Optic Behavior of Chiral Smectic Liquid Crystals Displays with V-Shaped Response" e-LC Communications, 17 March, 2003.
- [5] X. Quintana, J.L. Gayo, C. Rodrigo, V. Urruchi y J.M. Otón; "Addressing Waveforms for Tristable AFLCs in Active Matrix Displays" Ferroelectrics 246, 211-218 (2000).